Live Demonstration: Real-Time Spoken Digit Recognition using the DeltaRNN Accelerator by Gao, Chang et al.








Live Demonstration: Real-Time Spoken Digit Recognition using the
DeltaRNN Accelerator
Gao, Chang ; Braun, Stefan ; Kiselev, Ilya ; Anumula, Jithendar ; Delbruck, Tobi ; Liu, Shih-Chii
Abstract: This demonstration shows a real-time continuous speech recognition hardware system using
our previously published DeltaRNN accelerator that enables low latency recurrent neural network (RNN)
computation. The network is trained on augmented audio samples from the TIDIGITS dataset to achieve
a label error rate (LER) of 2.31%. It is implemented on a Xilinx Zynq-7100 FPGA running at 1 MHz.
The incremental RNN power consumption is 30 mW. Visitors interact with the system by speaking digits
into a microphone connected to the FPGA system and the classification outputs of the network are
continuously displayed on a laptop screen in real time.
DOI: https://doi.org/10.1109/iscas.2019.8702212
Posted at the Zurich Open Repository and Archive, University of Zurich
ZORA URL: https://doi.org/10.5167/uzh-184189
Conference or Workshop Item
Accepted Version
Originally published at:
Gao, Chang; Braun, Stefan; Kiselev, Ilya; Anumula, Jithendar; Delbruck, Tobi; Liu, Shih-Chii (2019).
Live Demonstration: Real-Time Spoken Digit Recognition using the DeltaRNN Accelerator. In: 2019
IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 26 May 2019 - 29
May 2019, 1.
DOI: https://doi.org/10.1109/iscas.2019.8702212
Accepted for publication at the 2019 IEEE International Symposium on Circuits and Systems (ISCAS)
Live Demonstration: Real-time Spoken Digit
Recognition using the DeltaRNN Accelerator
Chang Gao, Stefan Braun, Ilya Kiselev, Jithendar Anumula, Tobi Delbruck and Shih-Chii Liu
Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zurich, Switzerland
Email: [chang, sbraun, kiselev, anumula, tobi, shih]@ini.uzh.ch
Abstract— This demonstration shows a real-time continuous
speech recognition hardware system using our previously pub-
lished DeltaRNN accelerator that enables low latency recurrent
neural network (RNN) computation. The network is trained on
augmented audio samples from the TIDIGITS dataset to achieve
a label error rate (LER) of 2.31%. It is implemented on a
Xilinx Zynq-7100 FPGA running at 1 MHz. The incremental
RNN power consumption is 30 mW. Visitors interact with the
system by speaking digits into a microphone connected to the
FPGA system and the classification outputs of the network are
continuously displayed on a laptop screen in real time.
I. DEMONSTRATION
This demonstration shows a real-time spoken digit recog-
nition hardware system that runs our previously published
DeltaRNN accelerator on a System-on-Chip containing an
FPGA [1]. The input from a digital microphone is processed
using a frame duration of 25 ms with stride of 10 ms and
15 ms overlap between frames. Frames are normalized by
taking the mean and standard deviation of every 8 frames.
Features are extracted by applying a 40-dimensional log filter
bank on normalized frames. The classification is performed
by a delta GRU-RNN [2] with 256 neurons, followed by
a 200-dimensional fully-connected (FC) layer with ReLU
activation function, which drives an 12-dimensional softmax
output layer. Output neurons correspond to the 12 labels
(blank, 1–9, Z, O). The network is trained on a dataset based
on TIDIGITS, augmented by applying speed perturbations
and noise injection. The 80h augmented dataset was split into
72h training and 8h test sets. It achieved a label error rate of
2.31% [3].
The delta-GRU layer is computed by the DeltaRNN ac-
celerator running at 1 MHz clock. In low-latency mode [3],
the entire spoken digit recognition pipeline latency is 7.47 ms,
with only 0.43 ms from the DeltaRNN accelerator. The RNN
requires 0.45 MOp per timestep, so the throughput is 1.0 GOp/s
(7.7 GOp/s in high-throughput mode [3]). The 0.25 delta
threshold reduces weight memory access by 5.2X with negli-
gible loss of accuracy. Audio frame normalization, log filter
bank, and FC layers are computed by the ARM core in
7.04 ms. The maximum element of 12-dimensional softmax
output vector is sent to a laptop through the USB serial port.
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(a) Digit recognition system (b) Classification output.
Fig. 1: Demo system
Total wall power is 11.6 W, but incremental RNN power con-
sumption is only 30 mW at the 1MHz clock frequency, giving
incremental power efficiency of 35 GOp/s/W (256.7 GOp/s/W
in high-throughput mode).
II. DEMONSTRATION SETUP
Fig. 1a shows the demo setup. It ues an AVNET Zynq-
7100 Mini-Module-Plus with a custom base board1, with a
PmodMIC3 mono-microphone connected through GPIO pins.
III. VISITOR EXPERIENCE
Visitors continuously speak single digits into the micro-
phone and see the classification results of the network on the
screen. Fig. 1b shows the results displayed as a bar plot of the
most recently classified digits. The most recently recognized
digit is shown in two text boxes on the top and right. Videos
show the demonstration2.
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